

December 2000



# FQD13N10L / FQU13N10L

# 100V LOGIC N-Channel MOSFET

#### **General Description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation modes. These devices are well suited for low voltage applications such as high efficiency switching DC/DC converters, and DC motor control.

#### **Features**

- 10A, 100V,  $R_{DS(on)} = 0.18\Omega @V_{GS} = 10 \text{ V}$
- Low gate charge (typical 8.7 nC)
- Low Crss (typical 20 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



# Absolute Maximum Ratings T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter		FQD13N10L / FQU13N10L	Units	
V <sub>DSS</sub>	Drain-Source Voltage		100	V	
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)		10	Α	
	- Continuous (T <sub>C</sub> = 100°C	)	6.3	Α	
I <sub>DM</sub>	Drain Current - Pulsed	(Note 1)	40	Α	
V <sub>GSS</sub>	Gate-Source Voltage		± 20	V	
E <sub>AS</sub>	Single Pulsed Avalanche Energy	(Note 2)	95	mJ	
I <sub>AR</sub>	Avalanche Current	(Note 1)	10	Α	
E <sub>AR</sub>	Repetitive Avalanche Energy	(Note 1)	4.0	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	6.0	V/ns	
$P_{D}$	Power Dissipation (T <sub>A</sub> = 25°C) *		2.5	W	
	Power Dissipation (T <sub>C</sub> = 25°C)		40	W	
	- Derate above 25°C		0.32	W/°C	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	°C	
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

# **Thermal Characteristics**

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		3.13	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	°C/W

 $<sup>^{\</sup>star}$  When mounted on the minimum pad size recommended (PCB Mount)

	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	100			V
$\Delta BV_{DSS}$ / $\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$ , Referenced to $25^{\circ}C$		0.09		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V			1	μΑ
		V <sub>DS</sub> = 80 V, T <sub>C</sub> = 125°C			10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 20 V, V <sub>DS</sub> = 0 V			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V			-100	nA
On Cha	aracteristics		·			
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	1.0		2.0	V
R <sub>DS(on)</sub>	Static Drain-Source	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5.0 A		0.142	0.18	
D3(0II)	On-Resistance	V <sub>GS</sub> = 5 V, I <sub>D</sub> = 5.0 A		0.158	0.2	Ω
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 5.0 A (Note 4)		8.7		S
C <sub>iss</sub> C <sub>oss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0  MHz		400 95	520 125	pF pF
C <sub>rss</sub>	Reverse Transfer Canacitance					μ.
	Noverce Transfer Supusiance			20	25	pF
	ing Characteristics			20	25	'
	,	V 50 V I 12 8 A		7.5	25 25	
Switch	ing Characteristics	$V_{DD} = 50 \text{ V}, I_{D} = 12.8 \text{ A},$ $R_{D} = 25 \Omega$				pF
Switch	ing Characteristics  Turn-On Delay Time	$R_G = 25 \Omega$		7.5	25	pF
Switch	ing Characteristics Turn-On Delay Time Turn-On Rise Time			7.5 220	25 450	pF ns
Switch t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub>	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time	$R_G$ = 25 Ω (Note 4, 5		7.5 220 22	25 450 55	ns ns
Switch  t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time	$R_G = 25 \Omega$		7.5 220 22 72	25 450 55 150	ns ns ns
	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge	$R_G = 25~\Omega$ (Note 4, 5) $V_{DS} = 80~V, I_D = 12.8~A,$		7.5 220 22 72 8.7	25 450 55 150	ns ns ns ns
$\begin{array}{c} \textbf{Switch} \\ t_{d(\text{on})} \\ t_{r} \\ t_{d(\text{off})} \\ t_{f} \\ Q_{g} \\ Q_{gs} \\ Q_{gd} \\ \end{array}$	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge	$R_{G} = 25 \ \Omega$ (Note 4, 5) $V_{DS} = 80 \ V, \ I_{D} = 12.8 \ A,$ $V_{GS} = 5 \ V$ (Note 4, 5)		7.5 220 22 72 8.7 2.0	25 450 55 150 12	ns ns ns nc nC
$\begin{array}{c} \textbf{Switch} \\ \textbf{t}_{d(on)} \\ \textbf{t}_{r} \\ \textbf{t}_{d(off)} \\ \textbf{t}_{f} \\ \textbf{Q}_{g} \\ \textbf{Q}_{gs} \\ \textbf{Q}_{gd} \\ \\ \textbf{Drain-S} \end{array}$	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge	$R_{G} = 25~\Omega$ (Note 4, 5) $V_{DS} = 80~V, I_{D} = 12.8~A,$ $V_{GS} = 5~V$ (Note 4, 5) $N_{GS} = 5~V$	     	7.5 220 22 72 8.7 2.0 5.3	25 450 55 150 12 	ns ns ns ns nC nC
$\begin{array}{c} \textbf{Switch} \\ \textbf{t}_{d(on)} \\ \textbf{t}_{r} \\ \textbf{t}_{d(off)} \\ \textbf{t}_{f} \\ \textbf{Q}_{g} \\ \textbf{Q}_{gs} \\ \textbf{Q}_{gd} \\ \\ \textbf{Drain-S} \\ \textbf{I}_{S} \\ \end{array}$	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge  Source Diode Characteristics and Maximum Continuous Drain-Source Diode	$R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 80 \text{ V}, I_D = 12.8 \text{ A}, V_{GS} = 5 \text{ V}$ (Note 4, 5) $V_{DS} = 80 \text{ V}, I_D = 12.8 \text{ A}, V_{DS} = 5 \text{ V}$ (Note 4, 5) $V_{DS} = 80 \text{ V}, I_D = 12.8 \text{ A}, V_{DS} = 5 \text{ V}$		7.5 220 22 72 8.7 2.0	25 450 55 150 12 	ns ns ns ns nC nC
$\begin{array}{c} \textbf{Switch} \\ \textbf{t}_{d(on)} \\ \textbf{t}_{r} \\ \textbf{t}_{d(off)} \\ \textbf{t}_{f} \\ \textbf{Q}_{g} \\ \textbf{Q}_{gs} \\ \textbf{Q}_{gd} \\ \\ \textbf{Drain-S} \\ \textbf{I}_{SM} \\ \end{array}$	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge  Source Diode Characteristics ar  Maximum Continuous Drain-Source Diode F	$R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 80 \text{ V}, I_D = 12.8 \text{ A}, V_{GS} = 5 \text{ V}$ (Note 4, 5) $V_{DS} = 80 \text{ V}, I_D = 12.8 \text{ A}, V_{CS} = 5 \text{ V}$ (Note 4, 5) $V_{CS} = 5 \text{ V}$ (Note		7.5 220 22 72 8.7 2.0 5.3	25 450 55 150 12  	ns ns ns ns nC nC
$\begin{array}{c} \textbf{Switch} \\ \textbf{t}_{d(on)} \\ \textbf{t}_{r} \\ \textbf{t}_{d(off)} \\ \textbf{t}_{f} \\ \textbf{Q}_{g} \\ \textbf{Q}_{gs} \\ \textbf{Q}_{gd} \\ \\ \textbf{Drain-S} \\ \textbf{I}_{S} \\ \end{array}$	ing Characteristics  Turn-On Delay Time  Turn-On Rise Time  Turn-Off Delay Time  Turn-Off Fall Time  Total Gate Charge  Gate-Source Charge  Gate-Drain Charge  Source Diode Characteristics and Maximum Continuous Drain-Source Diode	$R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 80 \text{ V}, I_D = 12.8 \text{ A}, V_{GS} = 5 \text{ V}$ (Note 4, 5) $V_{DS} = 80 \text{ V}, I_D = 12.8 \text{ A}, V_{DS} = 5 \text{ V}$ (Note 4, 5) $V_{DS} = 80 \text{ V}, I_D = 12.8 \text{ A}, V_{DS} = 5 \text{ V}$		7.5 220 22 72 8.7 2.0 5.3	25 450 55 150 12 	ns ns ns ns nC nC

- $\label{eq:Notes: Notes: Notes: Pulse width limited by maximum junction temperature 2. L = 1.43mH, <math display="inline">I_{AS} = 10A, V_{DD} = 25V, R_{C} = 25~\Omega, Starting~T_{J} = 25^{\circ}C$  3.  $I_{SD} \le 12.8A, di/dt \le 300A/\mu s, V_{DD} \le BV_{DSS}, Starting~T_{J} = 25^{\circ}C$  4. Pulse Test: Pulse width  $\le 300\mu s, Duty~cycle \le 2\%$  5. Essentially independent of operating temperature

# **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs.

Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International Rev. A4, December 2000









Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A4, December 2000


# **Gate Charge Test Circuit & Waveform**




### **Resistive Switching Test Circuit & Waveforms**





# **Unclamped Inductive Switching Test Circuit & Waveforms**




# Peak Diode Recovery dv/dt Test Circuit & Waveforms













©2000 Fairchild Semiconductor International Rev. A4, December 2000






# **IPAK**







#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>™</sup> FASTr<sup>™</sup> QFET<sup>™</sup> VCX<sup>™</sup>

Bottomless<sup>™</sup> GlobalOptoisolator<sup>™</sup> QS<sup>™</sup>

CoolFET™ GTO™ QT Optoelectronics™

CROSSVOLT™ HiSeC™ Quiet Series™ DOME™ ISOPLANAR™ SuperSOT™-3 E<sup>2</sup>CMOS™ MICROWIRE™ SuperSOT™-6 EnSigna™ OPTOLOGIC™ SuperSOT™-8 FACT™ OPTOPLANAR™ SvncFET™  $POP^{TM}$ FACT Quiet Series™ TinyLogic™

FAST<sup>®</sup> PowerTrench<sup>®</sup> UHC<sup>™</sup>

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev. F1



Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
			0 11		O

FQD13N10LTF	Full Production	\$0.403	TO-252(DPAK)	2	TAPE REEL
FQD13N10LTM	Full Production	\$0.403	TO-252(DPAK)	2	TAPE REEL

<sup>\* 1,000</sup> piece Budgetary Pricing

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor